PHY LOGIC DESIGN ENGINEER


  • Full Time
  • Mountain View
  • Salary Range: $20,000 - $40,000

https://linkedin.com Go To Website
ANALOG BITS

In this position you will play a key technical role in developing and verifying PCS RTL for low power, high-speed, Fin- FET SERDES macro to be used in... Role: n/a, Category: Engineering, Size: n/a

PHY LOGIC DESIGN ENGINEER: ANALOG BITS
In this position you will play a key technical role in developing and verifying PCS RTL for low power, high-speed, Fin- FET SERDES macro to be used in numerous products from high performance data center SoCs to low power nt impact on our products.



Leave a Reply